

POZNAN UNIVERSITY OF TECHNOLOGY

EUROPEAN CREDIT TRANSFER AND ACCUMULATION SYSTEM (ECTS)

COURSE DESCRIPTION CARD - SYLLABUS

Course name

Digital systems design [S1EiT1>TCYFR2]

Course

Field of study Year/Semester

Electronics and Telecommunications 2/4

Area of study (specialization) Profile of study

general academic

Level of study Course offered in

first-cycle Polish

Form of study Requirements full-time compulsory

Number of hours

Lecture Laboratory classes Other (e.g. online)

15 30

Tutorials Projects/seminars

15 0

Number of credit points

4,00

Coordinators Lecturers

prof. dr hab. inż. Jerzy Tyszer jerzy.tyszer@put.poznan.pl dr hab. inż. Piotr Remlein piotr.remlein@put.poznan.pl

Prerequisites

A basic knowledge of Boolean algebra. An ability to analyze and design simple electrical circuits and devices.

Course objective

The course aims at providing a clear picture of fundamental concepts, effective problem-solving techniques, and an appropriate exposure to modern technologies, design techniques, and applications in the area of VLSI digital circuits and systems, both combinational and sequential.

Course-related learning outcomes

Knowledge

Students know basic principples and rules used to design digital circuits. They also know details regarding various digital building blocks employed in logic synthesis. They also learn how to design large and complex digital systems with the help of computer-aided design (CAD) tools

Methods for verifying learning outcomes and assessment criteria

Learning outcomes presented above are verified as follows:

Learning outcomes presented above are verified as follows: 2,5h-long written exam comprising a few assignments that cover the content of lectures. Tutorials include two written tests. Laboratory classes are evaluated based on a few small projects.

A student can design a combinational digital circuit using, as guiding criteria, hardware complexity, speed of the circuit, its power consumption, and heat dissipation. A student understands the concepts of simple models to represent synchronous and clockless finite state machines and run their synthesis process, including state minimization, state coding, flip-flop-based implementation, and safety analysis. Social competences

Appreciate the practical significance of the systems developed in the course. Is aware of limitations of modern digital circuits. Is open for new applications of digital devices in technology, science, and social (daily) life. Can express his/her own opinions with respect to currently used solutions and technologies as far as design of contemporary digital systems is concerned.

Programme content

Analysis and design of synchronous sequential circuits, automated synthesis of finite-state machines based on Mealy and Moore models, asynchronous circuits, algorithmic state machines, RTL synthesis, algorithmic state machines, semiconductor memories, test generation for combinational circuits, design for testability, built-in self-test.

Course topics

Lectures: analysis and design of synchronous sequential circuits, automated synthesis of finite-state machines based on Mealy and Moore models, asynchronous circuits, algorithmic state machines, state minimisation, state coding, RTL synthesis, algorithmic state machines. Semiconductor memories. Automated test generation for combinational circuits, design for testability, built-in self-test.

Tutorials and laboratory projects: Boolean algebra, logic minimization, synthesis of simple combinational circuits, iterative designs, synthesis of Mealy and Moore finite-state machines, use of CAD tools to design at the RTL level.

Teaching methods

Lectures: a multimedia presentation. Tutorials: students solve various problems provided by a teacher. Laboratory classes: students design certain simple digital circuits by using CAD tools, such as Multisim.

Bibliography

- 1. J. Kalisz, Podstawy elektroniki cyfrowej, wyd. 5, WKŁ, Warszawa 2007.
- 2. J. Biernat, Arytmetyka komputerów, PWN, Warszawa 1996.
- 3. M.M. Mano, C.R. Kime, Podstawy projektowania układów logicznych I komputerów, WNT, 2007.
- 4. G. De Micheli, Synteza i optymalizacja układów cyfrowych, WNT, 1998.
- 5. T. Łuba (red.), Synteza układów cyfrowych, Wydawnictwa Komunikacji i Łączności, 2003.
- 6. J. Tyszer, G. Mrugalski, A. Pogiel, D. Czysz, Technika cyfrowa zbiór zadań z rozwiązaniami, Wydawnictwo BTC, Legionowo 2016.
- 7. J.P. Hayes, Digital logic design, Addison-Wesley 1994.
- 8. P.K. Lala, Practical digital logic design and testing, Prentice Hall 1996.

Breakdown of average student's workload

	Hours	ECTS
Total workload	185	7,00
Classes requiring direct contact with the teacher	125	5,00
Student's own work (literature studies, preparation for laboratory classes/ tutorials, preparation for tests/exam, project preparation)	60	2,00